Livrare gratuită pentru comenzile peste 349,00 lei.

Verifică starea comenzii

Faceți parte dintr-o comunitate de iubitori de cărți din întreaga lume și beneficiați de o mulțime de avantaje Creați-vă un cont gratuit

Transport gratuit la punctele de livrare Pick Up peste 349.00 lei

Packeta 15.00 lei Serviciul de curierat Cargus 28.00 lei Easybox 20.00 lei FAN Courier 20.00 lei Punct FAN 16.00 lei Punct DPD 17.00 lei Curier Sameday 24.00 lei Curier DPD 25.00 lei

Contact

Cum să cumpăr

Ajutor

Contul meu

▸ Gol :-(

Livrare gratuită pentru comenzile peste 349,00 lei.

Guide to Computer Processor Architecture

Name: Guide to Computer Processor Architecture
Brand: Springer Nature B.V.
SKU: 43416395
Price: 297.59 RON
Availability: InStock
Author: Goossens Bernard Goossens
ISBN: 9783031180248

A RISC-V Approach, with High-Level Synthesis

Goossens Bernard Goossens

Limba

engleză

Carte Carte broșată

Codul Libristo: 43416395

Editura Springer Nature B.V., ianuarie 2023

This unique, accessible textbook presents a succession of implementations of the open-source RISC-V... Descrierea completă

Codul Libristo: 43416395

138 b

297.59 lei

În depozitul extern Expediem în 10-18 zile

Până la 30 de zile pentru returnare

Clienții au cumpărat de asemenea

The 1st Album 'Armageddon' (MY Power Ver.) Aespa

Audio CD

137.80 lei

Mitos políticos árabes Enmanuel Sivan

Carte broșată

132.41 lei

Flow Nummer 92 (6/2025) Deutsche Medien-Manufaktur GmbH & Co. KG

Carte broșată

41.88 lei

Throne of Glass - Collector Sarah J. Maas

Copertă tare

162.37 lei

Technológia pre 3. ročník učebného odboru pekár Gabriela Dubová

Carte broșată

144.02 lei

Calendar girl. Février Audrey Carlan

Carte broșată

74.96 lei

Transmetropolitan Tom 1 Warren Ellis

Copertă tare

125.87 lei

Adultos En Forma. C Javi Navas

Carte broșată

56.81 lei

Emegin Sövalyeleri Nazim Alpman

Carte broșată

77.97 lei

This unique, accessible textbook presents a succession of implementations of the open-source RISC-V processor. Implementations are offered in increasing difficulty (non-pipelined, pipelined, deeply pipelined, multi-threaded, multicore).

Each implementation is shown as a High-Level Synthesis (HLS) code in C++. This facilitates synthesis and testing on an FPGA-based development board (Such a board can be freely obtained from the Xilinx University Program targeting university professors).

The book can be useful for several reasons. First, it is a novel way to introduce computer architecture: The codes given can serve as labs for a processor architecture course. Second, the book content is based on the RISC-V Instruction Set Architecture, which is an open-source machine language promising to become the main machine language to be taught, replacing DLX and MIPS. Third, all the designs are implemented through the HLS tool, which is able to translate a C program into an intellectual property (IP). Lastly, HLS will become the new standard for IP implementations, replacing Verilog/VHDL; already there are job positions tied to HLS, with the argument of rapid IP development.

Hence, in addition to offering undergraduates a firm introduction, the textbook/guide can also serve engineers willing to implement processors on FPGA, as well as researchers willing to develop RISC-V based hardware simulators.

Bernard Goossens is Professor in the Faculty of Sciences at the Université de Perpignan, France. He is author of the French-language book from Springer, Architecture et microarchitecture des processeurs, 2002.